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Lumped-Circuit Model Extraction for Vias in
Multilayer Substrates
Jun Fan, Member, IEEE, James L. Drewniak, Senior Member, IEEE, and James L. Knighten, Senior Member, IEEE
Abstract—Via interconnects in multilayer substrates, such
as chip scale packaging, ball grid arrays, multichip modules,
and printed circuit boards (PCB) can critically impact system
performance. Lumped-circuit models for vias are usually estab-
lished from their geometries to better understand the physics.
This paper presents a procedure to extract these element values
from a partial element equivalent circuit type method, denoted
by CEMPIE. With a known physics-based circuit prototype,
this approach calculates the element values from an extensive
circuit net extracted by the CEMPIE method. Via inductances
in a PCB power bus, including mutual inductances if multiple
vias are present, are extracted in a systematic manner using
this approach. A closed-form expression for via self inductance
is further derived as a function of power plane dimensions, via
diameter, power/ground layer separation, and via location. The
expression can be used in practical designs for evaluating via
inductance without the necessity of full-wave modeling, and,
predicting power-bus impedance as well as effective frequency
range of decoupling capacitors.
Index Terms—DC power-bus design, decoupling capacitor de-
sign, lumped-circuit model extraction, multilayer substrate, via in-
ductance, via interconnects.
I. INTRODUCTION
I NTERCONNECT design is a critical issue in high-speeddigital circuit designs [1]. Many signal integrity (SI) and
electromagnetic interference (EMI) problems are related to
interconnect parasitics in multilayer substrates. For example,
effective discrete capacitor decoupling can be a critical dc
power-bus design issue in high-speed digital circuits at all
levels, on package, and printed circuit board (PCB) [2], [3].
When entire layers are devoted for power supply and current
return, via inductance associated with a decoupling capacitor
plays an important role in its performance. Typically, decou-
pling capacitors are effective only when their total impedance is
lower than the impedance seen looking into the power/ground
planes [4]. The inductance associated with the interconnects
(vias, traces/bonding wires, and pads) connecting the capac-
itors to the power/ground layers determines the frequency
range where the decoupling capacitors are effective. Further,
decoupling capacitors adjacent to an IC device can have a
different behavior than capacitors placed farther away, i.e.,
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local decoupling effects [5]. These local decoupling capacitors
can be effective far above the series resonance frequency
determined by the interconnect parasitics. It is the mutual
inductive coupling between closely spaced vias that accounts
for the ability to effectively transfer charge at frequencies
higher than the series resonance frequency [6]. The charge
needed for device switching is provided directly by adjacent
decoupling capacitors through the via mutual inductance. It
is desirable to have an approach to quantify the inductance of
via interconnects, and the mutual inductance between closely
spaced vias, in order to evaluate the local decoupling effects
and facilitate design. Further, these lumped element models can
be used in full-wave tools to eliminate the need for meshing
down to such a fine detail for interconnects.
Full-wave electromagnetic modeling can be used to simu-
late the impact of interconnects on system performance. How-
ever, lumped-circuit models are often preferable for fast and
simple prediction of system performance at the design stage. A
physics-based lumped-circuit model can be developed based on
the interconnect structures, by determining the conduction and
displacement current paths. However, a methodical and proven
approach to calculate the element values for the lumped-circuit
model is also necessary. This paper introduces a procedure to
extract lumped-circuit elements based on CEMPIE, a partial el-
ement equivalent circuit (PEEC) type method, and a physics-
based circuit prototype developed from the physical structure.
The CEMPIE method results in an extensive circuit net for inter-
connect geometries from an integral equation formulation. This
circuit net is then simplified to the specified lumped-circuit pro-
totype, by enforcing equality of the admittance matrices looking
into the external ports.
The CEMPIE method, a circuit extraction approach based on
a mixed-potential integral equation formulation, has been de-
veloped and demonstrated as a powerful modeling tool for mul-
tilayer substrates [7]. CEMPIE is an application of the PEEC
approach for general multilayer media. The ground plane and
dielectric layers in the CEMPIE modeling are assumed to be of
infinite size, and Green’s functions for the grounded dielectric
slab are calculated [8]. The power plane, as well as vias, is re-
placed by equivalent surface currents and charges. A mixed-po-
tential integral equation is formulated when enforcing boundary
conditions. It is then discretized using basis functions and tested
by testing functions, resulting in an admittance matrix equation.
An equivalent circuit is further extracted from this admittance
matrix, instead of directly solving the matrix equation. The ex-
tracted circuit is then exported to SPICE for simulations in a
normal CEMPIE modeling. In this work though, instead of per-
forming the circuit simulations, the lumped-circuit model ex-
0018-9375/03$17.00 © 2003 IEEE
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traction procedure presented herein is applied to get the induc-
tance values associated with the via interconnect. This approach
is based on the CEMPIE method, which has been demonstrated
by measurements, and is very robust for typical structures on
multilayer substrates. Further, it is very efficient and universal
in the sense that an inductance matrix, including self and mu-
tual terms associated with all interconnects, is calculated at the
same time.
Calculation of via inductance in a microstrip line has been
studied using various approaches, and either formulas or design
curves for inductance values were generated [9]–[13]. However,
if a power plane, instead of a trace, is present in the structure, the
portion of the current on the plane that crowds down to the via
will also contribute magnetic flux wrapping the via, thus change
the via inductance value [14]. A similar contribution of planar
current on the ground plane was studied experimentally [15].
In this paper, via self inductance in a rectangular power bus is
studied using the developed lumped-element circuit extraction
approach, and a closed-form expression which includes the ef-
fect of current congestion is derived.
The lumped-element circuit extraction procedure is detailed
in Section II. Examples are provided in Section III to demon-
strate the procedure. Section IV details the derivation of the
closed-form expression for via self inductance in a rectangular
power bus, while the application of the expression is discussed
in Section V, in the prediction of power-bus impedance and ef-
fective frequency range of a decoupling capacitor.
II. LUMPED-ELEMENT CIRCUIT EXTRACTION PROCEDURE
A lumped-circuit model can be constructed as shown in Fig. 1
for a dc power-bus structure with vias. The power and ground
planes can be modeled at low frequencies as an interplane capac-
itance . Dielectric losses of the power layer can be accounted
for by a conductance , in parallel with the interplane capac-
itance. is constant if the loss tangent is constant over the fre-
quency range of interest. All via interconnects are characterized
as inductances, with mutual inductances representing the mu-
tual inductive coupling between them. The admittance matrix
for this specific lumped-circuit prototype is shown
in (1) at the bottom of the page, and ports are assumed. is
the self inductance associated with Via , and is the mutual








Fig. 1. Lumped-circuit model for a power bus with via interconnects.
where are port currents, and are port
voltages.
For the same geometry, the CEMPIE formulation is applied.
Detailed descriptions on the CEMPIE formulation can be found
in [7]. Let there be induced surface current and charge densi-
ties on the metallization surfaces, then, an electric field integral
equation is obtained by enforcing boundary conditions on these
metallization surfaces as [16]
(3)
where is the scalar electric potential; is the surface
current density; refers to the metallization surfaces; and
is a dyadic Green’s function for the magnetic
vector potential. Equation (3) is discretized by expanding
the unknown current densities with basis functions,
and testing the equation with testing functions. Based on the
concept of partial inductance [17], a matrix equation in circuit
notation results as
(4)
where is the unknown edge-current vector; is the vector
of unknown cell potentials; is the connectivity matrix that
relates cell quantities to edge quantities; is the branch-wise
inductance matrix (partial inductances); and, the scalar potential
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Current continuity provides a relationship between charge
and current as
(5)
if nodal currents are defined as total currents flowing out of the
corresponding mesh cells, where , , and are the charge,
the surface current, and the externally impressed current asso-
ciated with Cell , respectively. The surface nodal currents are
related to the surface edge currents by the connectivity matrix
as
(6)
It can be shown that the unknown cell potentials are related to




where and indicate a surface integration over Cell and
, respectively; and, and are the corresponding cell areas.




where and are both real, is the cell-wise par-
tial capacitance matrix, and is the cell-wise partial con-
ductance matrix that results from the substrate dielectric losses.
Based on (4) and (9), a nodal matrix equation (system matrix














where is the total node number in the CEMPIE extracted
equivalent circuit, Nodes 1 to are external circuit nodes cor-
responding to the vias, and is the nodal admittance matrix
(12)
Since all the node currents are zero for inner nodes (Nodes
to ) by Kirchoff’s Current Law, it is possible to relate external


























































The two matrix equations (2) from the physics-based lumped
element prototype, and (13) from the integral equation formu-
lation, are then compared, and the values of the lumped-circuit
elements in the physics-based model can be extracted. Specif-
ically, first, the capacitance and conductance are determined at
very low frequencies. is set to 1 even if there is more than
one interconnect, and is negligible, then
(14)
Thus, values of and can be calculated from (14). Then,
at other frequencies, based on (15), as shown at the bottom of
the next page, all other element values of self and mutual induc-
tances can be solved.
III. VALIDATION OF THE PROCEDURE
The procedure for extracting a lumped-circuit model devel-
oped in the previous section can be validated by performing
the circuit simulations at frequencies where the lumped element
model applies, and comparing with CEMPIE modeling as well
as measured results. The example shown herein is for a PCB
dc power-bus structure. As pointed out before, the interplane
capacitance model for the power/ground pair is valid only at
low frequencies. At frequencies that cause the substrate to ex-
hibit distributed behavior, the lumped-circuit model cannot fully
characterize the power-bus structure. Therefore, comparisons
between the lumped-circuit simulations and the CEMPIE mod-
eling/measurements are expected to deteriorate as frequency ap-
proaches the substrate’s lowest distributed resonance frequency
and beyond.
Two examples are demonstrated below. Fig. 2 shows a
two-layer PCB, with top and bottom planes representing the
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Fig. 2. Extraction of lumped elements from a two-layer PCB with an SMA test probe.
power and ground planes, respectively. A PCB-mounted SMA
jack was used as the test probe, which is the only via in this
geometry. The equivalent lumped-circuit model was extracted,
and the values are listed in Fig. 2. The low-frequency behavior
of the input impedance looking into the test port described
by the simple lumped-circuit model agrees favorably with the
CEMPIE modeling, as well as the measured result, as shown
in Fig. 3. Discrepancies arise when the frequency is beyond
700 MHz, which is when the parallel plane geometry starts
to exhibit a distributed behavior, and the interplane lumped
capacitance does not characterize it well any more.
Fig. 4 shows another test PCB geometry with two vias—a
shorting post connecting power and ground planes, as well as
a PCB-mounted SMA jack. Again the input impedance looking
into the test port was studied. The extraction procedure was ap-
plied to extract the lumped element values shown in Fig. 4. The
modeled result using the lumped-circuit model is compared with
the CEMPIE modeling, as well as measured results in Fig. 5.
They compare favorably until the frequency is above 500 MHz,
where the distributed behavior of the board is manifested.
IV. CLOSED-FORM EXPRESSION FOR VIA SELF INDUCTANCE
Physically, any inductance is associated with a current loop.
In a practical multilayer design, as illustrated in Fig. 6 by a sur-
face mount technology (SMT) decoupling capacitor, the loop in-
ductance that determines the performance of the capacitor is as-
sociated with the current loop comprised of both conduction and
displacement currents. The conduction currents flow through
the two vias connected to the power and ground planes, and
traces connecting the capacitors to the vias. The displacement
currents complete the current loop from the power plane to the
ground plane, and through the capacitor itself. Since the power
bus is a two-dimensional (2-D) structure, the portion of the cur-
rent loop on the power and ground planes cannot be easily de-
termined. However, it will form an area from the via wall to the
edge of the substrate, and will be a function of the substrate di-
mensions, as well as the via location on the substrate.
It is reasonable to assert that thick power/ground layers, most
of the loop area lies between the power and ground planes,
since the power bus usually has a much bigger scale than the
separation between the two vias that determines the rest of the
loop area with the trace lengths. For multilayer substrates with
thin power/ground separation, the area between the power and
ground layers may not be dominant. However, the same proce-
dure can still be used to calculate the total loop inductance. In
order to simplify the example, a two-layer power-bus structure
with only a via portion between the power and ground planes
is studied, and the focus herein is on the inductance associated
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Fig. 3. Comparison between the CEMPIE modeling, measurements, and the lumped-circuit model for the PCB structure shown in Fig. 2.
Fig. 4. Extraction of lumped elements from a two-layer PCB with an SMA test probe and a shorting post.
Closed-form expressions for via inductance are particularly
useful in practical dc power-bus designs, where full-wave mod-
eling approaches are time-consuming and may be unfamiliar to
circuit designers. A practical power plane may have an arbitrary
shape, however, most power planes are nearly rectangular. An
expression for via inductance in a rectangular power bus can be
used to estimate the via inductance for many general power-bus
structures.
Power-bus dimensions contribute to the effective via induc-
tance. A circular power bus with a via in the center was studied
first because of its perfectly symmetric geometry. In this case,
the power-bus contribution can be determined by using its ra-
dius in a closed-form expression. According to image theory,
if the power bus is infinitely large, the magnetic fields between
the two planes due to the current flowing through the via are
equal to those resulting from an infinitely long wire with the
same diameter of the via. The magnetic field at any observa-
tion (field) point is inversely proportional to the distance from
that point to the center of the via. The inductance is a func-
tion of the magnetic flux associated with the loop from the via
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Fig. 5. Comparison between the CEMPIE modeling, measurements, and the lumped-circuit model for the PCB structure shown in Fig. 4.
Fig. 6. Current loop for an SMT decoupling capacitor.
wall to the edge of the PCB, which is approximately a function
of , where is the thickness of the power/ground
layer, is the power plane radius, and is the via radius. This
functional dependence provided the basis for a closed-form ex-
pression for a rectangular power-bus geometry with appropriate
modification factors added. Various scenarios were performed,
and the values of the via inductance were calculated from the
lumped-circuit extraction procedure. A coefficient that is a func-
tion of power/ground separation was obtained by curve fitting.
Then, the closed-form expression for a circular power/ground
plane pair was modified for a square power bus with a via in its
center. Although the power bus does not have radial symmetry
with respect to its center, its behavior can be approximated by
that of a circular power bus with the same area. As a step further,
a rectangular power bus with a via in the center was studied. An
additional factor as a function of the ratio between the longer
and shorter edges, which was derived by curve fitting, was added
to the expression to account for the effect on via inductance due
to power plane dimensions.
Via inductance is determined by the current loop of which it
is a part, which is complicated in a dc power-bus structure due
to its 2-D geometry as described earlier. To form a current loop,
the conduction currents flow through a via to the power plane,
spread on the plane, and return to the ground plane through dis-
placement current. An equivalent loop can be defined from the
via walls to the edge of the board. Obviously, the larger the
power bus, the larger the current loop, thus, the larger the via
inductance. Furthermore, when a via is located offset from the
center of a power bus, some fraction of the current takes the
shorter path, i.e., the path to the nearest board edge, while the
remaining fraction of the current will take the longer paths to the
other edges of the board. The equivalent loop should be an av-
erage among all dimensions. Therefore, a larger via inductance,
compared to the corresponding case with the via in the center, is
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TABLE I
VIA INDUCTANCE FOR THE POWER-BUS STRUCTURE SHOWN IN FIG. 7 WHEN a = 200 mm, AND b = 50 mm
Fig. 7. Via offset from the center of a rectangular power bus.
expected. For an offset via in a rectangular power bus, two ad-
ditional factors were obtained from curve-fitting to account for
the inductance changes due to the offset distances between the
centers of the via and the power plane. The closed-form expres-
sion for this general case was developed as
(16)
where, as shown in Fig. 7
length of the longer or shorter edge of the rectangular
power bus, in ;
separation between the power and ground planes, in ;
distance between the centers of the via and the power
bus, in ;
radius of the via, in ;
dimension ratio, ;
permeability of air.
Results from both the lumped-circuit extraction procedure
and the closed-form expression, are tabulated in Table I. The
via radius was mils in the tabulated results.
In deriving the closed-form expression, the power/ground
layer separation was varied from 10 to 60 mils, the via radius
from 2 to 20 mils, the power plane area from approximately
314 to 20 000 mm , and the edge ratio from 1 to 5. The relative
differences between the results from the lumped-circuit extrac-
tion procedure and the closed-form expressions are within 7%
for all the studied cases.
V. PREDICTION OF POWER-BUS IMPEDANCE
In practical high-speed digital circuit designs, most imple-
mentations of the dc power bus are nearly, though not perfectly,
rectangular. Further, some nonrectangular power buses can be
approximated into an equivalent rectangular one with the same
area. Then, (16) provides a quick and easy way to estimate the
via inductance in a general dc power-bus structure, and further
gives a good prediction on power-bus impedance at frequencies
below distributed resonances, and the effective frequency range
of a decoupling capacitor.
Fig. 8 shows an example. The geometry was a two-layer
power bus with dimensions of 90 mm 60 mm. Two SMT de-
coupling capacitors were added between the power and ground
planes. As demonstrated in Fig. 8(b), one end of the capacitors
was connected to the ground plane through a via, while the
other end was connected to the power plane directly. The input
impedance looking into an SMA test port was modeled with
two different approaches—the CEMPIE approach, and the
lumped-circuit model shown in Fig. 8(c). In both approaches,
the capacitor package parasitics were neglected, F,
and F. For the lumped-circuit model, the via induc-
tances were calculated from the closed-form expression (16),
and nH, nH, and nH.




where is the area of the power plane, and is the
power/ground layer separation. The input impedance of the
lumped circuit was calculated, and compared with the CEMPIE




Fig. 8. Prediction of power-bus impedance. (a) Top view of test geometry. (b)
Side view. (c) Lumped-circuit model.
Fig. 9. Comparison of the power-bus impedance results from CEMPIE and
the lumped-circuit model.
result in Fig. 9. All interconnects and the test port were mod-
eled in the CEMPIE formulation. The lumped-circuit model
gives a good prediction of the power-bus input impedance
up to approximately 600 MHz, where the board begins to
manifest a distributed behavior. At very low frequencies below
the first zero, Capacitor 2 dominates the board impedance
(both and are small relative to . After the first
series resonance that is associated with Capacitor 2, the via
interconnect inductance dominates , and a parallel resonance
occurs due to this inductance and . After the first pole,
becomes dominant. Then, the second zero that is associated
with Capacitor 1 occurs, and makes the total impedance of the
Capacitor 1 branch inductive. The second pole is due to the
interplane capacitance resonating with in parallel with .
At higher frequencies, the interplane capacitance dominates
the board impedance, and both SMT decoupling capacitors
have lost their effectiveness. The test port inductance series
resonating with the interplane capacitance gives the third zero,
and then the board-distributed behavior is manifested. From
this example, the application of the closed-form expression for
via inductance is demonstrated. It can be used for power-bus
impedance prediction, and evaluation of decoupling capacitor
behavior on PCB and IC package substrates.
VI. CONCLUSION
A procedure for extracting a lumped-circuit model for via in-
terconnects in multilayer substrates was presented in this paper.
The procedure is based on a known lumped-circuit prototype
derived from the physics, and an integral equation formulation
with circuit extraction. Via inductances in a dc power-bus struc-
ture were studied, and the extracted lumped-circuit, with the
power/ground planes characterized as an interplane capacitance,
captured the low-frequency power-bus behavior quite well when
compared with the CEMPIE modeling and measurements. The
procedure was also used to develop a closed-form expression for
via self inductance in an arbitrary rectangular power bus. This
expression worked well with relative differences less than 7%
for all the studied cases. It was then used to estimate via self
inductance for an example power-bus structure, and further pre-
dict the power-bus impedance and effective frequency range of
a decoupling capacitor. Although the examples and application
were focused on PCB substrates, the procedure itself is appli-
cable for via interconnects in other multilayer substrates.
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